招聘猎头-C Model /FPGA & MCU design &
上海芯相会企业管理咨询有限公司
职位详情:
工作地区: |
上海 |
待遇: |
面议 |
学历要求: |
高中及以上 |
岗位要求: |
|
猎头-C Model Developer; FPGA & System;MCU design & verification; 以下4个职位,C Model Developer; FPGA & System;MCU design & verification; Verification简历发bestgrace@qq.com;QQ: 2043753191 验证职位爆棚了,design, C model,MCU,FPGA,System,verification1. C Model DeveloperPosition description:This person will work with RTL, verification and firmware engineers to develop cycle precision C model of design modules. His responsibility includes:l Understand design specificationl Discuss design details with RTL designerl Develop and verify cycle precision C modell Provide support to verification and firmware engineerQualification:l 新毕业的硕士生或者1年工作经验的本科生,majored in EEl Experience in RTL design projectl Familiar to verilog and C++l Experience in micro controller design is a plus2. FPGA & System EngineerThe person will be responsible for:l Design and integrate an AXI/AHB based system including host processor, DDR controller, SD/MMC, Display I/F and other peripherals., within an IP verification platforml Investigate and develop related drivers for the used IP’s in the system;l Use ISE/Vivado/Quartus, implement the design to Altera/Xilinx FPGAs,l Work with SW engineer, to bring up system/OS on the FPGA prototyping board. Debug and resolve failures with Logic Analyzer and/or ChipScope/SignalTap; Qualification:l 2 year experiences in SOC development;l Solid skills in logic design with Verilog/VHDL, timing closure and analysis;l Familiar with FPGA implementation with ISE/Quartus and debugging;l Knowledge and hands-on experiences in at least 1 of the below fields are required;n AXI/AHB bus protocols;n Design or bring-up of DDR2/3 controller/PHY;n Display interfaces/protocols such as LVDS/HDMI; 3. MCU design and verification The person will be responsible for the design and verification of micro-controller, including:l RTL coding;l Functional verification and performance tuning;l Synthesis and STA;l Develop direct tests and constraint random tests;l Coverage data collection and analysis; Qualification:l 2 year experiences in logic design, simulation synthesis and timing analysis;l Knowledge in RISC processor micro-architecture, familiar with associated tool-chains such as compiler, assembler, debugger etc.;4. Verification Job description:The person will take part in verification of CPU/MCU, including:l Maintain and improve the verification environment and flow;l Make the verification plan and execute it with System verilog based coverage monitors/assertions;l Develop directed tests and constraint random tests;l Coverage data collection and analysis; Qualification:l 2 year experience on high-level verification methodology (VMM/UVM/OVM)l Knowledge of micro-architecture of RISC processorsl SystemC/SystemVerilog would be a plus; E-Mail: bestgrace@qq.comQQ: 2043753191新浪blog: http://blog.sina.com.cn/u/176708
|
工资范围: |
|
面议 |
详细待遇: |
|
通讯补贴,交通补助,补充医疗,餐补,班车,
|
联系方式
联 系 人: |
请投递简历,合则面议。 |
联系电话: |
请投递简历,合则面议。 |
面试地址: |
请投递简历,合则面议。 |
相关信息